Vol.15, Issue No 2, 2025

# IMPLEMENTATION AND VERIFICATION OF DUAL PORT SRAM USING VERILOG

#### <sup>1</sup>Dr.P.SREENIVASULU, <sup>2</sup>B.SRI LAKSHMI, <sup>3</sup>G.SIVA GOVINDU, <sup>4</sup>CHUKKALURU MANASA, <sup>5</sup>CHINTHAPALLI KEERTHI, <sup>6</sup>DHANAKAYALA MALLAPPAGARI MALLISWARI

#### <sup>1</sup>PROFESSOR, DEPT OF ECE, Dr.SAMUEL GEORGE INSTITUTE OF ENGINEERING AND TECHNOLOGY, MARKAPUR

### <sup>2,3,4,5,6</sup>U.G STUDENT, DEPT OF ECE, Dr.SAMUEL GEORGE INSTITUTE OF ENGINEERING AND TECHNOLOGY, MARKAPUR

# ABSTRACT

A multiport memory cell using a dual-port memory structure enables simultaneous access for multi-processor applications. is achieved through This two-pass transistors, paired bit lines, and a word line, allowing access to the SRAM cell via specific word and bit lines. Unlike singleport SRAM, which can only access one memory cell per clock pulse, dual-port RAM supports concurrent read and write operations different addresses. at overcoming this limitation. Dual-port RAM enhances efficiency by allowing each processor to operate at the same clock frequency, eliminating access constraints between the two ports.

# **INTRODUCTION**

System-On-Chip (SoC) systems primarily rely on memories, with SRAM being a popular choice due to its robustness, high speed, and ease of integration into logic circuits. However, SRAM has the disadvantage of occupying more area, affecting power consumption and yield. Dynamic RAM (DRAM) requires less area but needs constant refreshing to retain data, while SRAM does not need refreshing but is slower and occupies more area for the same memory size. Dual-port RAM overcomes the limitations of singleport RAM by allowing simultaneous data at different addresses, access thus improving speed and efficiency. In dualport memory systems, single or multi-bank configurations are used, with multi-bank systems employing a single decoder and control to manage multiple arrays. The proposed design utilizes single-bank architecture for simplicity and efficient Dual-port SRAM improves analysis. memory access efficiency by allowing read/write operations concurrent at different addresses, which can operate at different clock frequencies, enhancing performance multi-processor in applications.

# LITERATURE SURVEY

A new P-MBIST (Programmable Built-In Self-Test) approach is proposed, merging FSM and Microcode architecture through the use of macro-commands. This hybrid design leverages macro-commands to select the test algorithm and encoding techniques for MARCH elements, but replaces state machines with microcode clusters to control read/write operations and test data injection. The EDA industry is increasingly focused on maintenance methodologies to enhance software quality, which directly impacts customer satisfaction. Monitoring and detecting post-development software errors are crucial. The TMB Validator experiments show its ability to verify controller features and work with various memory fault models. The current March Algorithm with 22 N is inefficient for full SRAM diagnosis. The proposed scheme improves efficiency by reducing circuit size, test data application, and testing time. As embedded recollections in System-on-Chip (SoC) dominate over 90% of the area, SRAM performance and yield are crucial. While SRAM is costlier and less dense than DRAM. programmable BIST approaches that offer flexible memory testing are desirable but may result in excessive area costs. Prior BIST solutions allow test algorithm and data background programmability at low area cost, but no prior work has addressed programming the address sequence for the test.

# **EXISTING SYSTEM**

To accommodate a broad range of vendors while providing designers with flexibility, five basic RAM interfaces have been defined: two single-port and three dualport types. The first is an asynchronous single-port RAM with one address bus, a write enable, and separate data-in and data-out buses. The second type is a synchronous single-port RAM, which includes an additional clock input.

# **PROPOSED SYSTEM**

Single-port memories have only one port for reading and writing data, with separate input and output connections and a single address input, limiting access to one operation at a time. To address this limitation, multi-port memories were designed, featuring multiple address inputs and corresponding data inputs and outputs, allowing for concurrent operations. Dualport memory is the most common form of multi-port memory. While multi-port memories consume more area and cost due additional address decoders, to data multiplexers, and wiring, they are valuable for high-speed and high-performance applications. In scenarios where multiple subsystems need access to memory, single-port memory requires multiplexing of data and address lines, which can create bottlenecks and data loss. The solution is multi-port memory, where each subsystem has separate access ports, avoiding data contention. However, asynchronous dualport memory can experience delayed responses or unpredictable results if both subsystems attempt write operations simultaneously, which can be mitigated with additional circuits to manage contention and timing.

### SYSTEM ARCHITECTURE



Memory devices and systems are becoming increasingly complex to meet growing information processing demands, particularly in multiprocessor applications

Vol.15, Issue No 2, 2025

where centralized data storage is essential. This requires innovative solutions for consolidating system information across buses. Additionally, multiple power efficiency is а key consideration, especially for portable systems that rely on rechargeable batteries. For systems with infrequent but large memory transfers, shared mass storage devices like floppy disks or networked hard drives may suffice. However, for frequent, lowdensity data access, such devices are impractical due to slow data retrieval speeds. The DS1609 Dual Port RAM addresses this challenge by enabling highfrequency, low-volume data storage and retrieval between asynchronous systems. Operating at voltages as low as 2.5 volts, it is well-suited for portable applications with limited power availability.

# APPLICATIONS

Co-processor architecture is commonly utilized in various applications, including wireless systems, audio and video processing, and control systems, to enhance overall system performance by offloading specific tasks and enabling faster processing.

### **FUTURE SCOPE**

The implementation and verification of Dual-Port SRAM using Verilog provide an efficient way to handle simultaneous read and write operations, improving data access speed and performance. Future work could explore optimizing the memory architecture to reduce area and power consumption, as well as integrating advanced techniques like multi-level cache management error correction. or Additionally, the design can be expanded

to support higher memory capacities and faster access speeds to meet the demands of modern applications such as highperformance computing and real-time systems.

### CONCLUSION

The implementation of dual-port memory allows for concurrent read and write operations, enhancing performance. However, the main drawback is the increased area required for its implementation. The dual-port memory has been successfully implemented and tested using Xilinx ISE software.

### REFERENCES

[1]. PhondPhunchongharn, DusitNiyato, Member, Ieee, Ekram Hossain, Senior Member, IEEE, And Sergio Camorlinga, "An Emi-Aware Prioritized Wireless Access Scheme For E-Health Applications In Hospital Environments", In IEEE Transactions On Information Technology In Biomedicine, Vol. 14, No. 5, September 2010, Pp.1247-1258.

[2]. M. Radha Rani, Vijetha Institute of Technology, G. Rajesh Kumar, G. PrasannaKumar, and Sciences, Vishnu Institute of Technology, "Implementation of Algorithm Based March MBISTArchitecture for SRAM" in International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 3, May2012 2015,pp.250-253.

[3].T.V.Sirisha, II year, M.Tech VLSI system design, T. Vasu Deva Reddy, B.E, M.Tech(Ph.D.), Department of ECE, AssociateProfessor, B V Raju Institute of Technology, Hyderabad, "DESIGN AND

Vol.15, Issue No 2, 2025

ANALAYSIS OF MARCH C ALGORITHM FORCOUNTER BASED MBIST

CONTROLLER", International Journal For Technological Research In Engineering Volume 3, Issue 3, November-2015, pp.376-380.

#### [4].DarsiKoteswaramma,

K.MuraliKrishna, Sr.Assistant, Dr M .Sailaja,U.Yedukondalu.,"Memory Testing and Repairing Using MBIST with Complete Programmability" IOSR Journal of Electronics and Communication Engineering (IOSR-JECE),Volume 9, Issue 2, PP 80-83.